

Subscribe (Full Service) Register (Limited Service, Free) Login

The ACM Digital Library
O The Guide

schedule instruction and trac\* and register allocation

13/11/01



Feedback Report a problem Satisfaction

Terms used schedule instruction and trac and register allocation

Found 40,302 of 147,060

Sort results

by Display

results

relevance

expanded form

Save results to a Binder ? Search Tips

☐ Open results in a new

Try an Advanced Search Try this search in The ACM Guide

next

Results 1 - 20 of 200

window

Result page: 1 2 3 4 5 6 7 8 9 10

Relevance scale 🔲 📟 📟 🔳

Best 200 shown

<sup>1</sup> Integrating register allocation and instruction scheduling for RISCs

David G. Bradlee, Susan J. Eggers, Robert R. Henry

April 1991 Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, Volume 19, 25, 26 Issue 2, Special Issue, 4

Full text available: pdf(1.11 MB)

Additional Information: full citation, references, citings, index terms

<sup>2</sup> An experimental study of several cooperative register allocation and instruction scheduling strategies

Cindy Norris, Lori L. Pollock

December 1995 Proceedings of the 28th annual international symposium on **Microarchitecture** 

Full text available: pdf(1.17 MB)

Additional Information: full citation, references, citings, index terms



US Patent & Trademark Office

Subscribe (Full Service) Register (Limited Service, Free) Login

The ACM Digital Library O The Guide

trac\* schedul\* and register allocation

SEARCH



Feedback Report a problem Satisfaction

Terms used trac schedul and register allocation

Found 31,381 of 147,060

Sort results

by

Display results

relevance expanded form

Save results to a Binder ? Search Tips Open results in a new window

Try an Advanced Search Try this search in The ACM Guide

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10

next

Relevance scale

Best 200 shown

1 Avoidance and suppression of compensation code in a trace scheduling compiler Stefan M. Freudenberger, Thomas R. Gross, P. Geoffrey Lowney

ACM Transactions on Programming Languages and Systems (TOPLAS), Volume 16 Issue 4

Full text available: pdf(3.58 MB)

Additional Information: full citation, abstract, references, citings, index terms, review

Trace scheduling is an optimization technique that selects a sequence of basic blocks as a trace and schedules the operations from the trace together. If an operation is moved across basic block boundaries, one or more compensation copies may be required in the off-trace code. This article discusses the generation of compensation code in a trace scheduling compiler and presents techniques for limiting the amount of compensation code: avoidance (restricting code motion so that no compensatio ...

Keywords: SPEC89, instruction-level parallelism, performance evaluation, trace scheduling